Architecture Design for Soft Errors by Shubu Mukherjee

By Shubu Mukherjee

This booklet offers a finished description of the architetural suggestions to take on the tender mistakes challenge. It covers the recent methodologies for quantitative research of soppy blunders in addition to novel, low in cost architectural ideas to mitigate them. to supply readers with a greater seize of the wider challenge deffinition and resolution area, this ebook additionally delves into the physics of sentimental blunders and experiences present circuit and software program mitigation suggestions. desk OF CONTENTS bankruptcy 1: advent bankruptcy 2: equipment- and Circuit-Level Modeling, size, and Mitigation bankruptcy three: Architectural Vulnerability research bankruptcy four: complicated Architectural Vulnerability research bankruptcy five: blunders Coding recommendations bankruptcy 6: Fault Detection through Redundant Execution bankruptcy 7: blunders restoration bankruptcy eight: software program Detection and restoration * offers the methodologies essential to quantify the impression of radiation-induced gentle blunders in addition to state of the art strategies to guard opposed to them

Show description

Read Online or Download Architecture Design for Soft Errors PDF

Similar design & architecture books

Inside COM+: Base Services

An in-depth architectural review of COM+ part applied sciences for company builders, this publication bargains a close glance through delivering implementation information and pattern code. content material comprises scalability, queued parts and MSMQ, the in-memory database, and role-based safeguard.

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware

Fast power estimation for strength effective functions utilizing field-programmable gate arrays (FPGAs) is still a hard examine subject. power dissipation and potency have avoided the frequent use of FPGA units in embedded platforms, the place power potency is a key functionality metric. supporting triumph over those demanding situations, strength effective Hardware-Software Co-Synthesis utilizing Reconfigurable undefined bargains recommendations for the advance of power effective functions utilizing FPGAs.

Winn L. Rosch Hardware Bible

The Winn L. Rosch Bible offers a historical past on how issues paintings, places competing applied sciences, criteria, and items in point of view, and serves as a reference that gives fast solutions for universal computing device and expertise questions. It services as a deciding to buy advisor, telling not just what to shop for, yet why.

Decidability of Parameterized Verification

Whereas the vintage version checking challenge is to make your mind up no matter if a finite approach satisfies a specification, the target of parameterized version checking is to come to a decision, given finite structures M(n) parameterized through n in N, no matter if, for all n in N, the method M(n) satisfies a specification. during this booklet we ponder the real case of M(n) being a concurrent method, the place the variety of replicated methods is determined by the parameter n yet each one approach is self sufficient of n.

Additional info for Architecture Design for Soft Errors

Sample text

This minimum charge necessary to cause a circuit malfunction is termed as the critical charge of the circuit and represented as Qcrit. Typically, Qcrit is estimated in circuit models by repeatedly injecting different current pulses through the circuit till the circuit malfunctions. CHAPTER 1 Introduction 30 Hazucha and Svensson [11] proposed the following model to predict neutroninduced circuit SER: Circuit SER = Constant × Flux × Area × e Qcrit − Qcoll Constant is a constant parameter dependent on the process technology and circuit design style, Flux is the flux of neutrons at the specific location, Area is the area of the circuit sensitive to soft errors, and Qcoll is the charge collection efficiency (ratio of collected charge and generated charge per unit volume).

The rest of this section explains these definitions, the subtleties around the definitions, and soft error budgets vendors typically create for their silicon chips. 16 illustrates the possible outcomes of a single-bit fault. Outcomes labeled 1–3 indicate nonerror conditions. The most insidious form of error is SDC (outcome 4), where a fault induces the system to generate erroneous outputs. SDC can be expressed as both FIT and MTTF. To avoid SDC, designers often use basic error detection mechanisms, such as parity.

This could be an SDC event, such as a change in the bank account, which the user sees. This could also be a detected error (or DUE) caught by the system but not corrected and may lead to temporary unavailability of the system itself. For example, an ATM machine could be unavailable temporarily due to a system reboot caused by a radiation-induced bit flip in the hardware. Alternatively, a disk could be considered to have failed if its performance degrades by 1000x, even if it continues to return correct data.

Download PDF sample

Rated 4.46 of 5 – based on 29 votes