By Chrysostomos Nicopoulos
The carrying on with aid of function sizes into the nanoscale regime has ended in dramatic raises in transistor densities. Integration at those degrees has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are considered as a potential technique to burgeoning worldwide wiring delays in many-core chips, and feature lately crystallized right into a major study area. On-chip networks instill a brand new taste to communique learn as a result of their inherently resource-constrained nature. regardless of the light-weight personality demanded of the NoC elements, sleek designs require ultra-low communique latencies to be able to take care of inflating facts bandwidths. The paintings offered in Network-on-Chip Architectures addresses those concerns via a entire exploration of the layout house. The layout elements of the NoC are seen via a penta-faceted prism encompassing 5 significant matters: (1) functionality, (2) silicon zone intake, (3) power/energy potency, (4) reliability, and (5) variability. those 5 facets function the elemental layout drivers and demanding assessment metrics within the quest for effective NoC implementations. The learn exploration employs a two-pronged process: (a) MICRO-architectural strategies in the significant NoC parts, and (b) MACRO-architectural offerings aiming to seamlessly merge the interconnection spine with the remainder procedure modules. those learn threads and the aforementioned 5 key metrics mount a holistic and in-depth assault on such a lot concerns surrounding the layout of NoCs in multi-core architectures.
Continue reading "Network-on-Chip Architectures: A Holistic Design Exploration by Chrysostomos Nicopoulos"